

74F273 Octal D Flip-Flop

General Description

The 'F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset $(\overline{\text{MR}})$ inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features

- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 'F377 for clock enable version
- See 'F373 for transparent latch version
- See 'F374 for 3-STATE version
- Guaranteed 4000V minimum ESD protection


Ordering Code:


Commercial	Military	Package	Package Description
		Number	
74F273PC		N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
	54F273DM (Note 2)	J20A	20-Lead Ceramic Dual-In-Line
74F273SC (Note 1)		M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F273SJ (Note 1)		M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F273FM (Note 2)	W20A	20-Lead Cerpack
	54F273LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.


Logic Symbols






Connection Diagrams

Pin Assignment for DIP, SOIC and Flatpak



Pin Assignment for LCC



Unit Loading/Fan Out


		54F/74F			
Pin Names	Description	U.L.	Input I _{IH} /I _{IL}		
		HIGH/LOW	Output I _{OH} /I _{OL}		
D ₀ -D ₇	Data Inputs	1.0/1.0	20 μA/-0.6 mA		
MR	Master Reset (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA		
Q ₀ -Q ₇	Data Outputs	50/33.3	–1 mA/20 mA		

Mode Select-Function Table

Operating Mode		Inputs	Output		
	MR	CP	D _n	Q _n	
Reset (Clear)	L	Х	Х	L	
Load "1"	Н	~	h	Н	
Load "0"	Н	~	I	L	

- H = HIGH Voltage Level steady state
- h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- transition L = LOW Voltage Level steady state
- I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- transition X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 3)

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +175°C

Plastic -55°C to +150°C

 $V_{\mbox{\scriptsize CC}}$ Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 4) -0.5V to +7.0V Input Current (Note 4) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{lll} \text{Standard Output} & & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) $\qquad \qquad \text{twice the rated I}_{\text{OL}} \ (\text{mA})$

ESD Last Passing Voltage (min)

4000V

Recommended Operating Conditions

Free Air Ambient Temperature

 $\begin{array}{lll} \mbox{Military} & -55\mbox{°C to } +125\mbox{°C} \\ \mbox{Commercial} & 0\mbox{°C to } +70\mbox{°C} \\ \end{array}$

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

Note 3: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 4: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Symbol Parameter		54F/74F			Units	V _{cc}	Conditions
			Min	Тур	Max			
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	Mil	2.5					I _{OH} = -1 mA
	Voltage	10% V_{CC}	2.5			V	Min	
		$5\% V_{CC}$	2.7					
V _{OL}	Output LOW	Mil			0.5			I _{OL} = 20 mA
	Voltage	10% V_{CC}			0.5	V	Min	
		$5\% V_{CC}$			0.5			
I _{IH}	Input HIGH	54F			20.0	μA	Max	V _{IN} = 2.7V
	Current	74F			5.0			
I _{BVI}	Input HIGH	54F			100	μA	Max	V _{IN} = 7.0V
	Current					μ, ,	Wax	
	Breakdown Test	74F			7.0			
I _{CEX}	Output HIGH	54F			250	μΑ	Max	V _{OUT} = V _{CC}
	Leakage	74F			50			
	Current							
V_{ID}	Input Leakage	74F	4.75			V	0.0	I _{ID} = 1.9 μA
	Test							All other pins grounded
I _{OD}	Output Leakage	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV
	Circuit Current							All other pins grounded
I _{IL}	Input LOW Curren	nt			-0.6	mA	Max	V _{IN} = 0.5V
Ios	Output Short-Circu	uit Current	-60		-150	mA	Max	V _{OUT} = 0V
Іссн	Power Supply Current				44	mA	Max	CP = _
I _{CCL}					56			$D_n = \overline{MR} = HIGH$

www.fairchildsemi.com

AC Electrical Characteristics


Symbol	Parameter	74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$54F$ $T_A, V_{CC} = Mil$ $C_L = 50 pF$		74F T _A , V _{CC} = Com C _L = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	160			95		130		MHz
t _{PLH}	Propagation Delay	3.0		7.0	2.5	9.5	2.5	7.5	ns
t _{PHL}	Clock to Output	4.0		9.00	3.0	11.0	3.5	9.0	
t _{PLH}	Propagation Delay MR to Output	4.5		9.5	3.0	11.0	4.0	10.0	ns

AC Operating Requirements

		74F		54F		74F		
Symbol	Parameter	T _A =	+25°C	T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units
		V _{CC} = +5.0V						
		Min	Max	Min	Max	Min	Max	
t _s (H)	Setup Time, HIGH or LOW	3.0		3.5		3.0		
t _s (L)	Data to CP	3.5		4.0		3.5		ns
t _h (H)	Hold Time, HIGH or LOW	0.5		1.0		0.5		
t _h (L)	Data to CP	1.0		1.0		1.0		
t _w (L)	MR Pulse Width, LOW	6.0		4.0		6.0		ns
t _w (H)	CP Pulse Width	6.0		5.0		6.0		ns
t _w (L)	HIGH or LOW	6.0		5.0		6.0		
t _{rec}	Recovery Time, MR to CP	3.0		4.5		3.5		ns


Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




DS009511-6


Physical Dimensions inches (millimeters) unless otherwise noted




20-Lead Ceramic Leadless Chip Carrier (LCC) Package Number E20A E20A (REV D)



6



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas

Customer Response Center

Tel: 1-888-522-5372

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179